View SI4702-C19-GM_5428878.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

rev. 1.0 2/08 copyright ? 2008 by silicon laboratories si4702/03-c19 si4702/03-c19 b roadcast fm r adio t uner for p ortable a pplications features applications description the si4702/03 integrates the complete tuner function from antenna input to stereo audio output for fm broadcast radio reception. functional block diagram ? this data sheet applies to si4702/03-c firmware 19 and greater ? worldwide fm band support (76?108 mhz) ? digital low-if receiver ? frequency synthesizer with integrated vco ? seek tuning ? automatic frequency control (afc) ? automatic gain control (agc) ? excellent overload immunity ? signal strength measurement ? programmable de-emphasis (50/75 s) ? adaptive noise suppression ? volume control ? line-level analog output ? 32.768 khz reference clock ? 2-wire and 3-wire control interface ? 2.7 to 5.5 v supply voltage ? integrated ldo regulator allows direct connection to battery ? 3 x 3 mm 20-pin qfn package z pb-free/rohs compliant ? rds/rbds processor (si4703) ? integrated crystal oscillator ? cellular handsets ? mp3 players ? portable radios ? usb fm radio ? pdas ? notebook pcs ? portable navigation ? consumer electronics vio controller i adc q adc si4702/03 dsp filter demod mpx audio sclk sdio control interface sen dac dac rout lout 0 / 90 low-if rssi tune gpio amplifier gpio rst rfgnd lna fmip afc agc pga rclk reg va vd 32.768 khz 2.7?5.5 v headphone cable rds (si4703) xtal osc patents pending notes: 1. to ensure proper operation and fm receiver performance, follow the guidelines in ?an383: antenna selection and universal layout guidelines.? silicon laboratories will evaluate schematics and layouts for qualified customers. 2. place si4702/03-c19 as close as possible to antenna jack and keep the fmip trace as short as possible. ordering information: see page 38. pin assignments (top view) si4702/03-gm gnd pad 1 gpio1 rclk gnd lout rout rst nc gnd sdio sclk gnd fmip rfgnd gpio2 v d nc gpio3 v io sen v a 2 5 4 3 6 15 12 13 14 7 10 9 8 11 17 18 19 20 16
si4702/03-c19 2 rev. 1.0
si4702/03-c19 rev. 1.0 3 t able of c ontents section page 1. electrical specificat ions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 2. typical application schematic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3. bill of materials . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4. functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 4.1. overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 4.2. fm receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 4.3. general purpose i/o pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.4. rds/rbds processor and functionalit y . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.5. stereo audio processing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 4.6. tuning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 4.7. reference clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 4.8. control interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 4.9. reset, powerup, and powerdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 4.10. audio output summation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.11. initialization sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 4.12. programming guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 5. register summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 6. register descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23 7. pin descriptions: si4702/03-c19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 8. ordering guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 9. package markings (top marks) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 9.1. si4702 top mark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 9.2. si4703 top mark . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 9.3. top mark explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 10. package outline: si4702/ 03-c19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 11. pcb land pattern: si4702/ 03-c19 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 additional reference resources . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .43 document change list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44 contact information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .46
si4702/03-c19 4 rev. 1.0 1. electrical specifications table 1. recommended operating conditions parameter symbol test condition min typ max unit digital supply voltage v d 2.7 ? 5.5 v analog supply voltage v a 2.7 ? 5.5 v interface supply voltage v io 1.5 ? 3.6 v digital power supply power-up rise time v drise 10 ? ? s analog power su pply power-up rise time v arise 10 ? ? s interface power supply power-up rise time v iorise 10 ? ? s ambient temperature t a ?20 25 85 c note: all minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. typical values apply at v d = v a = 3.3 v and 25 c unless otherwise stated. pa rameters are tested in production unless otherwise stated. table 2. absolute maximum ratings 1,2 parameter symbol value unit digital supply voltage v d ?0.5 to 5.8 v analog supply voltage v a ?0.5 to 5.8 v interface supply voltage v io ?0.5 to 3.9 v input current 3 i in 10 ma input voltage 3 v in ?0.3 to (v io + 0.3) v operating temperature t op ?40 to 95 c storage temperature t stg ?55 to 150 c rf input level 4 0.4 v pk notes: 1. permanent device damage may occur if the above absolu te maximum ratings are exceeded. functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. exposure beyond recommended operating conditions for extended periods may affect device reliability. 2. the si4702/03-c19 device is a high-per formance rf integrated circuit with an esd rating of < 2 kv hbm. handling and assembly of this device should only be done at esd-protected workstations. 3. for input pins sclk, sen , sdio, rst , rclk, gpio1, gpio2, and gpio3. 4. at rf input pins.
si4702/03-c19 rev. 1.0 5 table 3. dc characteristics 1 (v d = v a = 2.7 to 3.6 v, v io = 1.5 to 3.6 v, t a = ?20 to 85 c) parameter symbol test condition min typ max unit analog operating supply current 2 i a enable = 1 ? 10.8 ? ma digital operating supply current 2 i d enable = 1 ? 3.3 ? ma interface operating supply current 2 i io enable = 1 ? 0.3 ? ma total operating supply current 2,3,4,5 i op enable = 1 low snr signal ? 15.3 16.8 ma total operating supply current 2,3,4 i op enable = 1 ? 14.4 15.9 ma total operating supply current 2,3,4,6 i op enable = 1 rds = 1 ? 14.9 16.4 ma total operating supply current 2,3,4,6 i op enable = 1 rds = 1, low snr signal ? 15.8 16.8 ma analog powerdown supply current 2,7 i apd enable = 0 ? 3.5 ? a digital powerdown supply current 2,7 i dpd enable = 0 ? 2.5 ? a interface powerdown supply current 2,7 i iopd enable = 0 sclk, rclk inactive ?2.5?a total powerdown supply current 2,7 i pd enable = 0 ? 8.5 12.0 a high level input voltage 8 v ih 0.7 x v io ?v io +0.3 v low level input voltage 8 v il ?0.3 ? 0.3 x v io v high level input current 8 i ih v in = v io = 3.6 v ?10 ? 10 a low level input current 8 i il v in = 0 v, v io = 3.6 v ?10 ? 10 a high level output voltage 9 v oh i out = 500 a 0.8 x v io ??v low level output voltage 9 v ol i out = ?500 a ? ? 0.2 x v io v notes: 1. all specifications for the si4702 unless otherwise noted. 2. refer to register 02h, "power configuration" on page 24 for enable bit description. 3. the lna is automatically switched to higher current mode for optimum sensitivity in low snr conditions. 4. analog and digital supply currents are simultaneously adjusted based on snr level. 5. stereo and rds functionality are disabled at low snr levels. 6. rds functionality only available for si4703. 7. refer to section 4.9. "reset, powerup, and powerdown" on page 19. 8. for input pins sclk, sen , sdio, rst , rclk, gpio1, gpio2, and gpio3. 9. for output pins sdio, gpio1, gpio2, and gpio3.
si4702/03-c19 6 rev. 1.0 figure 1. reset timing parameters for busmode select method 1 (gpio3 = 0) table 4. reset timing characteristics (busmode select method 1) 1,2,3 parameter symbol test condition min typ max unit rst pulse width and gpio3 setup to rst t gsrst1 4 gpio3 = 0 100 ? ? s sen and sdio setup to rst t srst1 30 ? ? ns sen , sdio, and gpio3 hold from r st t hrst1 30 ? ? ns notes: 1. when selecting 2-wire mode, the user must ensure that a 2- wire start condition (falling edge of sdio while sclk is high) does not occur within 300 ns before the rising edge of rst . 2. when selecting 3-wire mode, the user must ensure that a rising edge of sclk does not occur within 300 ns before the rising edge of rst . 3. when selecting 2-wire mode, the user must ensure th at sclk is high during the rising edge of rst , and stays high until after the 1st start condition. 4. if gpio3 is driven low by the user, then minimum t gsrst1 is only 30 ns. if gpio3 is hi-z, then minimum t gsrst1 is 100 s, to provide time for an on-chip 1 m pulldown device (active while rst is low) to discharge the pin. 70% 30% sen, sdio 70% 30% gpio3 70% 30% t gsrst1 rst t hrst1 t srst1
si4702/03-c19 rev. 1.0 7 figure 2. reset timing parameters for busmode select method 2 (gpio3 = 1) table 5. reset timing characteristics (busmode select method 2) 1,2,3 parameter symbol test co ndition min typ max unit gpio1 and gpio3 setup to rst t srst2 gpio3 = 1 30 ? ? ns gpio1 and gpio3 hold from r st t hrst2 30 ? ? ns notes: 1. when selecting 2-wire mode, the user must ensure that a 2- wire start condition (falling edge of sdio while sclk is high) does not occur within 300 ns before the rising edge of rst . 2. when selecting 3-wire mode, the user must ensure that a rising edge of sclk does not occur within 300 ns before the rising edge of rst . 3. when selecting 2-wire mode, the user must ensure that sclk is high during the rising edge of rst , and stays high until after the 1st start condition. 70% 30% t srst2 rst t hrst2 gpio3 70% 30% gpio1 70% 30%
si4702/03-c19 8 rev. 1.0 figure 3. 3-wire control interface write timing parameters table 6. 3-wire control interface characteristics (v d = v a = 2.7 to 5.5 v, v io = 1.5 to 3.6 v, t a = ?20 to 85 c) parameter symbol test condition min typ max unit sclk frequency f clk 0?2.5mhz sclk high time t high 25 ? ? ns sclk low time t low 25 ? ? ns sdio input, sen to sclk setup t s 20 ? ? ns sdio input to sclk hold t hsdio 10 ? ? ns sen input to sclk hold t hsen1 10 ? ? ns sen input to sclk hold t hsen2 10 ? ? ns sclk to sdio output valid t cdv read 2 ? 25 ns sclk to sdio output high z t cdz read 2 ? 25 ns note: when selecting 3-wire mode, the user must ensure that a rising edge of sclk does not occur within 300 ns before the rising edge of rst . sclk 70% 30% sen 70% 30% sdio a7 a0 70% 30% t s t s t hsdio t hsen1 a6-a5, r/w, a4-a1 address in data in d15 d14-d1 d0 t high t low t hsen2
si4702/03-c19 rev. 1.0 9 figure 4. 3-wire control interface read timing parameters ? cycle bus turnaround sclk 70% 30% sen 70% 30% sdio 80% 20% t hsdio t cdv t cdz address in data out a7 a0 a6-a5, r/w, a4-a1 d15 d14-d1 d0 t s t s t hsen1 t hsen2
si4702/03-c19 10 rev. 1.0 table 7. 2-wire control interface characteristics 1,2,3 (v d = v a = 2.7 to 5.5 v, v io = 1.5 to 3.6 v, t a = ?20 to 85 c) parameter symbol test condition min typ max unit sclk frequency f scl 0?400khz sclk low time t low 1.3 ? ? s sclk high time t high 0.6 ? ? s sclk input to sdio setup (start) t su:sta 0.6 ? ? s sclk input to sdio hold (start) t hd:sta 0.6 ? ? s sdio input to sclk setup t su:dat 100 ? ? ns sdio input to sclk hold 4,5 t hd:dat 0?900ns sclk input to sdio setup (stop) t su:sto 0.6 ? ? s stop to start time t buf 1.3 ? ? s sdio output fall time t f:out 20 + 0.1 c b ?250ns sdio input, sclk rise/fall time t f:in t r:in 20 + 0.1 c b ?300ns sclk, sdio capacitive loading c b ??50pf input filter pu lse suppression t sp ? ? 50 ns notes: 1. when v io = 0 v, sclk and sdio are low impedance. 2. when selecting 2-wire mode, the user must ensure th at sclk is high during the rising edge of rst , and stays high until after the 1st start condition. 3. when selecting 2-wire mode, the user must ensure that a 2- wire start condition (falling edge of sdio while sclk is high) does not occur within 300 ns before the rising edge of rst . 4. as a 2-wire transmitter, the si4702/03-c19 delays sdio by a minimum of 300 ns from the v ih threshold of sclk to comply with the 0 ns t hd:dat specification. 5. the maximum t hd:dat has only to be met when f scl = 400 khz. at frequencies below 400 khz, t hd:dat may be violated so long as all other timing parameters are met.
si4702/03-c19 rev. 1.0 11 figure 5. 2-wire control interface read and write timing parameters figure 6. 2-wire control interface read and write timing diagram sclk 70% 30% sdio 70% 30% start start stop t f:in t r:in t low t high t hd:sta t su:sta t su:sto t sp t buf t su:dat t r:in t hd:dat t f:in, t f:out sclk sdio start stop address + r/w ack data ack data ack a6-a0, r/w d7-d0 d7-d0
si4702/03-c19 12 rev. 1.0 table 8. fm receiver characteristics 1,2 (v d = v a = 2.7 to 5.5 v, v io = 1.5 to 3.6 v, t a = ?20 to 85 c) parameter symbol test co ndition min typ max unit input frequency f rf 76 ? 108 mhz sensitivity 3,4,5,6,7 (s+n)/n = 26 db ? 1.7 3.5 vemf sensitivity (50 matching network) 3,4,5,6,8 (s+n)/n = 26 db ? 1.1 ? vemf rds sensitivity 8 f = 2 khz, rds bler < 5% ? 15 ? vemf lna input resistance 8,9 345k lna input capacitance 8,9 456pf input ip3 8,10 104 106 ? dbvemf am suppression 3,4,5,8,9 m = 0.3 40 55 ? db adjacent channel selectivity 200 khz 35 50 ? db alternate channel selectivity 400 khz 60 70 ? db spurious response rejection 8 in-band 35 ? ? db rclk frequency ? 32.768 ? khz rclk frequency tolerance 11 frequency spacing = 100 or 200 khz ?200 ? 200 ppm frequency spacing = 50 khz ?50 ? 50 audio output voltage 3,4,5,9 72 80 90 mv rms audio output l/r imbalance 3,4,9,12 ?? 1 db audio frequency response low 8 ?3 db ? ? 30 hz audio frequency response high 8 ?3 db 15 ? ? khz notes: 1. additional testing information is available in application note an 234. volume = maximum for all tests. 2. important note: to ensure proper operation and fm receiver performance, follow the guidelines in ?an231: si4700/01/02/03 headphone and antenna interface.? silicon laboratories will evaluate schematics and layouts for qualified customers. 3. f mod = 1 khz, 75 s de-emphasis 4. mono = 1, and l = r unless noted otherwise. 5. f = 22.5 khz. 6. b af = 300 hz to 15 khz, a-weighted. 7. typical sensitivity with headphone matching network. 8. guaranteed by characterization. 9. v emf =1mv. 10. |f 2 ? f 1 | > 1 mhz, f 0 =2xf 1 ? f 2 . agc is disabled by setting agcd = 1. refer to "6. register descriptions" on page 23. 11. the channel spacing is selected with the space[1:0] bits. refer to "6. register descriptions" on page 23. seek/tune timing is guaranteed for 100 and 200 khz channel spacing. 12. f = 75 khz. 13. the de-emphasis time constant is selected with the de bit. refer to "6. register descriptions" on page 23. 14. rds high-performance mode enabled rdsprf 06h[9] = 1. refer to 6. "register descriptions" on page 23. 15. at lout and rout pins. 16. do not enable stc interrupts before the powerup time is complete. if stc interrupts are enabled before the powerup time is complete, an interrupt will be generated within the powerup interval when the initial default tune operation is complete. see "an230: si4700/01/02/03 programmer?s guide" for more information. 17. minimum and maximum at room temperature (25 c).
si4702/03-c19 rev. 1.0 13 audio stereo separation 3,9,12 25 ? ? db mono/stereo switching level 3,8,12 blndadj = 10 10 db stereo separation ?34?dbvemf audio mono s/n 3,4,5,6,9 55 59 ? db audio stereo s/n 3,5,6,8,14 blndadj = 10 ? 58 ? db audio thd 3,4,9,12 ?0.10.5 % de-emphasis time constant 13 de = 0 70 75 80 s de = 1 45 50 54 s audio common mode voltage 15 enable = 1 0.65 0.8 0.9 v audio common mode voltage 15 enable = 0 ahizen = 1 ?0.5xv io ?v audio output load resistance 8,15 r l single-ended 10 ? ? k audio output load capacitance 8,15 c l single-ended ? ? 50 pf seek/tune time 8,11 space[1:0] = 0x, rclk tolerance = 200 ppm, (x = 0 or 1) ??60ms/ channel powerup time 16 from powerdown (write enable bit to 1) ??110ms rssi offset 17 input levels of 8 and 60 dbv at rf input ?3 ? 3 db table 8. fm receiver characteristics 1,2 (continued) (v d = v a = 2.7 to 5.5 v, v io = 1.5 to 3.6 v, t a = ?20 to 85 c) parameter symbol test co ndition min typ max unit notes: 1. additional testing information is available in application note an 234. volume = maximum for all tests. 2. important note: to ensure proper operation and fm receiver performance, follow the guidelines in ?an231: si4700/01/02/03 headphone and antenna interface.? silicon laboratories will evaluate schematics and layouts for qualified customers. 3. f mod = 1 khz, 75 s de-emphasis 4. mono = 1, and l = r unless noted otherwise. 5. f = 22.5 khz. 6. b af = 300 hz to 15 khz, a-weighted. 7. typical sensitivity with headphone matching network. 8. guaranteed by characterization. 9. v emf =1mv. 10. |f 2 ? f 1 | > 1 mhz, f 0 =2xf 1 ? f 2 . agc is disabled by setting agcd = 1. refer to "6. register descriptions" on page 23. 11. the channel spacing is selected with the space[1:0] bits. refer to "6. register descriptions" on page 23. seek/tune timing is guaranteed for 100 and 200 khz channel spacing. 12. f = 75 khz. 13. the de-emphasis time constant is selected with the de bit. refer to "6. register descriptions" on page 23. 14. rds high-performance mode enabled rdsprf 06h[9] = 1. refer to 6. "register descriptions" on page 23. 15. at lout and rout pins. 16. do not enable stc interrupts before the powerup time is complete. if stc interrupts are enabled before the powerup time is complete, an interrupt will be generated within the powerup interval when the initial default tune operation is complete. see "an230: si4700/01/02/03 programmer?s guide" for more information. 17. minimum and maximum at room temperature (25 c).
si4702/03-c19 14 rev. 1.0 2. typical application schematic notes: 1. place c1 close to v d pin. 2. all grounds connect directly to gnd plane on pcb. 3. pins 1 and 20 are no connects, leave floating. 4. important note: fm receiver performance is subject to adherence to antenna design guidelines in ?an231: si4700/01/02/03 headphone and antenna interface.? failure to use these guidelines will negatively affect the performance of the si4702/03-c19, particularly in weak signal and noisy environments. silicon laboratories will evaluate schematics and layouts for qualified customers. 5. pin 2 connects to the antenna interface, refer to ?an231: si4700/01/02/03 headphone and antenna interface.? 6. place si4702/03-c19 as close as possible to antenna jack and keep the fmip trace as short as possible. 7. refer to si4702/03 internal crystal oscillator errata. 8. refer to "an299: external 32.768 khz crystal oscillator." 3. bill of materials component(s) value/description supplier(s) c1 supply bypass capacitor, 22 nf, 20%, z5u/x7r murata u1 si4702/03-c19 fm radi o tuner silicon laboratories c2, c3 crystal load capacitors, 22 pf, 5%, cog (optional: for crystal oscillator option) venkel x1 32.768 khz crystal (optional: fo r crystal oscillator option) epson 20 19 18 17 16 nc fmip rfgnd gnd rst gnd lout rout gnd vd nc gpio1 gpio2 gpio3 va sen sclk sdio rclk vio sen sclk sdio 1 2 3 4 5 15 14 13 12 11 6 7 8 9 10 rst rclk c1 gnd pad lout rout vbattery 2.7 to 5.5 v gpio1 gpio2 gpio3 vio 1.5 to 3.6 v fmip rfgnd c2 c3 x1 rclk gpio3 optional: for crystal oscillator option
si4702/03-c19 rev. 1.0 15 4. functional description figure 7. si4702/03-c19 fm receiver block diagram 4.1. overview the si4702/03-c19 extend s silicon laboratories si4700/01 fm tuner family, and further increases the ease and attractiveness of adding fm radio reception to mobile devices through small size and board area, minimum component count, flexible programmability, and superior, proven performance. si4702/03-c19 software is backwards compatible to existing si4700/01 and si4702/03-b16 fm tuner designs. the si4702/03-c19 benefits from proven digital integration and 100% cmos process technology, resulting in a completely integrated soluti on. it is the industry's smallest footprint fm tune r ic requiring only 10 mm 2 board space and one external bypass capacitor. the device offers signif icant programma bility, and caters to the subjective nature of fm listeners and variable fm broadcast environments world-wide through a simplified programming interface and mature functionality. the si4703-c incorporates a digital processor for the european radio data system (rds) and the us radio broadcast data system (rbds) including all required symbol decoding, block synchronization, error detection, and error correction functions. rds enables data such as station identification and song name to be displayed to the user. the si4703-c offers a detailed rds view and a standard view, allowing adopters to selectively choose granularity of rds status, data, and block errors. si4703-c software is backwards compatible to the proven si4701, adopted by leading cell-phone and mp3 manufacturers world-wide. the si4702/03-c19 is based on the superior, proven performance of silic on laboratories' aero architecture offering unmatched interference rejection and leading sensitivity. the device uses the same programming interface as the si4701 and supports multiple bus-modes. power management is also simplified with an integrated regulator allowing direct connection to a 2.7 to 5.5 v battery. the si4702/03-c19 device?s high level of integration and complete fm system prod uction testing increases quality to manufacturers, improves device yields, and simplifies device manufact uring and final testing. 4.2. fm receiver the si4702/03-c19?s patented digital low-if architecture reduces external components and eliminates the need for factory adjustments. the receive (rx) section integrates a low noise amplifier (lna) supporting the worldwide fm broadcast band (76 to 108 mhz). an automatic gain control (agc) circuit controls the gain of the lna to optimize sensitivity and rejection of strong interferers. for testing purposes, the agc can be disabled with the agcd bit. refer to section 6. "register descriptions" on page 23 for additional programming and configuration information. the si4702/03-c19 architecture and antenna design increases system performance. to ensure proper performance and operation, designers should refer to the guidelines in "an231 : si4700/01/02/03 headphone vio controller i adc q adc si4702/03 dsp filter demod mpx audio sclk sdio control interface sen dac dac rout lout 0 / 90 low-if rssi tune gpio amplifier gpio rst rfgnd lna fmip afc agc pga rclk reg va vd 32.768 khz 2.7 - 5.5 v headphone cable rds (si4703) xtal osc
si4702/03-c19 16 rev. 1.0 and antenna interface". conformance to these guidelines will help to en sure excellent performance even in weak signal or noisy environments. an image-reject mixer downconverts the rf signal to low-if. the quadrature mixer output is amplified, filtered, and digitized with high resolution analog-to-digital converters (adcs). this advanced architecture achieves superior performance by using digital signal processing (dsp) to perform channel selection, fm demodulation, and stereo audio processing compared to traditional analog architectures. 4.3. general purpose i/o pins the pins gpio1?3 can serve multiple functions. gpio1 and gpio3 can be used to select between 2-wire and 3-wire modes for the control interface as the device is brought out of reset. see section ?4.9. reset, powerup, and powerdown?. after powerup of the device, the gpio1?3 pins can be used as general purpose inputs/outputs, and the gpio2?3 pins can be used as interrupt request pins for the seek/tune or rds ready functions and as a stereo/mono indicator respectively. see register 04h, bits [5:0] in section ?6. register descriptions? for information on the control of these pins. it is recommended that the gpio2?3 pins not be used as interrupt request outputs until the powerup time has completed (see section ?4.9. reset, powerup, and powerdown?). the gpio3 pin has an internal, 1 m , 15% pull-down resistor that is only active while rst is low. general purpose input/output functionality is available regardless of the state of the v a and v d supplies, or the enable and disable bits. 4.4. rds/rbds processor and functionality the si4703 implements an rds/rbds* processor for symbol decoding, block synchronization, error detection, and error correction. rds functionality is enabled by setting the rds bit. the device offers two rds modes, a standard mode and a verbose mode. the primary difference is increased visibility to rds block-error levels and sy nchronization status with verbose mode. setting the rds mode (rdsm) bit low places the device in standard rds mode (default). the device will set the rds ready (rdsr) bit for a minimum of 40 ms when a valid rds group has been received. setting the rds interrupt enable (rdsien) bit and gpio2[1:0] = 01 will configure gpio2 to pulse low for a minimum of 5 ms when a valid rds group has been received. if an invalid group is received, rdsr will not be set and gpio2 will not pulse low. in standard mode rds synchronization (rdss) and block error rate a, b, c and d (blera, blerb, blerc, and blerd) are unused and will read 0. this mode is backward compatible with earlier firmware revisions. setting the rds mode bit high places the device in rds verbose mode. the device sets rdss high when synchronized and low when synchronization is lost. if the device is synchronized, rds ready (rdsr) will be set for a minimum of 40 ms when a rds group has been received. setting the rds interrupt enable (rdsien) bit and gpio2[1:0] = 01 will configure gpio2 to pulse low for a minimum of 5 ms if the device is synchronized and an rds group has been received. blera, blerb, blerc and blerd provide block-error levels for the rds group. the number of bit errors in each block withi n the group is encoded as follows: 00 = no errors, 01 = one to two errors, 10 = three to five errors, 11 = six or more errors. six or more errors in a block indicate the block is uncorrectable and should not be used. *note: rds/rbds is referred to only as rds throughout the remainder of this document. 4.5. stereo audio processing the output of the fm demodulator is a stereo multiplexed (mpx) signal. the mpx standard was developed in 1961 and is used worldwide. today's mpx signal format consists of left + right (l+r) audio, left ? right (l?r) audio, a 19 khz pilot tone, and rds/rbds data as shown in figure 8. figure 8. mpx signal spectrum the si4702/03-c19's integrated stereo decoder automatically decodes the mpx signal. the 0 to 15 khz (l+r) signal is the mono output of the fm tuner. stereo is generated from the (l+r), (l-r), and a 19 khz pilot tone. the pilot tone is used as a reference to recover the (l-r) signal. separate left and right channels are obtained by adding and subtracting the (l+r) and (l-r) signals, respectively. th e si4703-c uses frequency information from the 19 khz stereo pilot to recover the 57 khz rds/rbds signal. adaptive noise suppression is employed to gradually 057 53 38 23 19 15 frequency (khz) modulation level stereo audio left - right rds/ rbds mono audio left + right stereo pilot
si4702/03-c19 rev. 1.0 17 combine the stereo left and right audio channels to a mono (l+r) audio signal as the signal quality degrades to maintain optimum sound fidelity under varying reception conditions. the signal level range over which the stereo to mono blending occurs can be adjusted by setting the blndadj[1:0] register. stereo/mono status can be monitored with the st register bit and mono operation can be forced with the mono register bit. pre-emphasis and de-emphasis is a technique used by fm broadcasters to improve the signal-to-noise ratio of fm receivers by reducing the effects of high frequency interference and noise. when the fm signal is transmitted, a pre-emphasis filter is applied to accentuate the high audio frequencies. all fm receivers incorporate a de-emphasis f ilter which attenuates high frequencies to restore a flat frequency response. two time constants, 50 or 75 s, are used in various regions. the de-emphasis time constant is programmable with the de bit. high-fidelity stereo digital-to-analog converters (dacs) drive analog audio signals onto the lout and rout pins. the audio output may be muted with the dmute bit. volume can be adjusted digitally with the volume[3:0] bits. the volume dynamic range can be set to either ?28 dbfs (default) or ?58 dbfs by setting volext=1. the soft mute feature is available to attenuate the audio outputs and minimize audible noise in weak signal conditions. the soft mute attack and decay rate can be adjusted with the smuter[1:0] bits where 00 is the fastest setting. the soft mute attenuation level can be adjusted with the smutea[1:0] bits where 00 is the most attenuated. the soft mute disable (dsmute) bit may be set high to disable this feature. 4.6. tuning the si4702/03-c19 uses silic on laboratories? patented and proven frequency synthesizer technology including a completely integrated vco. the frequency synthesizer generat es the quadrature local oscillator signal used to downconvert the rf input to a low intermediate frequency. the vco frequency is locked to the reference clock and adjusted with an automatic frequency control (afc) servo loop during reception. the tuning frequency is defined as: channel spacing of 50, 100 or 200 khz is selected with bits space[1:0]. the channel is selected with bits chan[9:0]. band selection for japan, japan wideband, or europe/u.s./asia is set with band[1:0]. the tuning operation begins by setting the tune bit. after tuning completes, the seek /tune complete (stc) bit will be set and the rssi level is available by reading bits rssi[7:0]. the tune bit must be set low after the stc bit is set high in order to complete the tune operation and clear the stc bit. seek tuning searches up or down for a channel with an rssi greater than or equal to the seek threshold set with the seekth[7:0] bits. in addition, optional snr and/or impulse noise detector criteria may be used to qualify valid stations. the sksnr[3:0] bits set the snr threshold required. the skcnt [3:0] bits set the impulse noise threshold. using the extra seek qualifiers can reduce false stops and, in combination with lowering the rssi seek threshold, increase the number of found stations. the snr and impulse noise detectors are disabled by default fo r backwards compatibility. two seek modes are available. when the seek mode (skmode) bit is low and a se ek is initiated, the device seeks through the band, wraps from one band edge to the other, and continues seeking. if the seek operation is unable to find a valid channel, the seek failure/band limit (sf/bl) bit is set high and the device returns to the channel selected before the seek operation began. when the skmode bit is high and a seek is initiated, the device seeks through the band until the band limit is reached and the sf/bl bit is set high. a seek operation is initiated by setting the seek and seekup bits. after the seek operation completes, the stc bit is set, and the rssi level and tuned channel are available by reading bits rssi[7:0] and bits readchan[9:0]. during a seek operation readchan[ 9:0] is also updated and may be read to determine and report seek progress. the stc bit is set after the seek operation completes. the channel is valid if the seek operation completes and the sf/bl bit is set low. at other times, such as before a seek operation or after a seek completes and the sf/bl bit is set high, the channel is valid if the afc rail (afcrl) bit is set low and the value of rssi[7:0] is greater than or equal to seekth[7:0]. note that if a valid channel is found but the afcrl bit is set, the audio output is muted as in the softmute case discussed in section ?4.5. stereo a udio processing?. the seek bit must be set low after the stc bit is set high in order to complete the seek operation. setting the stc bit low clears stc status and sf/bl bits. the seek operation may be aborted by setting the seek bit low at any time. the device can be configured to generate an interrupt on gpio2 when a tune or seek operation completes. setting the seek/tune complete (stcien) bit and gpio2[1:0] = 01 will configure gpio2 for a 5 ms low interrupt when the stc bit is set by the device. for additional recommendations on optimizing the seek function, consult "an284 : si4700/01/02/03 seek freq (mhz) spacing (khz) channel bottom of band (mhz) + =
si4702/03-c19 18 rev. 1.0 adjustability and settings." 4.7. reference clock the si4702/03-c19 accept s a 32.768 khz reference clock to the rclk pin. the reference clock is required whenever the enable bit is set high. refer to table 3, ?dc characteristics 1 ,? on page 5 for input switching voltage levels and table 8, "fm receiver characteristics," on page 12 for frequency tolerance information. an onboard crystal oscillator is available to generate the 32.768 khz reference when an external crystal and load capacitors are provided. refer to 2. "typical application schematic" on page 14. the oscillator must be enabled or disabled while in powerdown (enable = 0) as shown in figure 9, ?initialization sequence,? on page 21. register 07h, bits [13:0], must be preserved as 0x0100 while in powerdown. note that rclk voltage levels are not specified. the typical rclk voltage level, when the crystal oscillator is used, is 0.3 v pk-pk . 4.7.1. si4702/03-c19 internal crystal oscillator errata the si4702/03-c19 seek/tune performance may be affected by data activity on the sdio bus when using the integrated internal oscilla tor. sdio activity results from polling the tune r for status or communicating with other devices that share the sdio bus. if there is sdio bus activity while the si4702 /03-c19 is performing the seek/tune function, the crystal oscillator may experience jitter, which may result in mistunes and/or false stops. sdio activity during all other operational states does not affect performance. for best seek/tune resu lts, silicon laboratories recommends that all sdio data traffic be suspended during si4702/03-c19 seek and tune operations. this is achieved by keeping the bus quiet for all other devices on the bus, and delaying tuner polling until the tune or seek operation is complete. the stc (seek/tune complete) interrupt should be used instead of polling to determine when a seek/tune operation is complete. please refer to sections 4.6. "tuning" on page 17 and 5. "register summary" on page 22 for specified seek/tune times and register use guidelines. the layout guidelines in si4700/01/02/03 evaluation board user?s guide, section 8.3 si4702/03-c19 daughter card should be follo wed to help ensure robust fm performance. please refer to the posted si4702/03 internal crystal oscillator errata fo r more information. 4.8. control interface two-wire slave-transceiver and three-wire interfaces are provided for the controller ic to read and write the control registers. refer to ?4.9. reset, powerup, and powerdown? for a description of bus mode selection. registers may be written and read when the v io supply is applied regardless of the state of the v d or v a supplies. rclk is not required for proper register operation. 4.8.1. 3-wire control interface for three-wire operation, a transfer begins when the sen pin is sampled low by the device on a rising sclk edge. the control word is latched internally on rising sclk edges and is nine bits in length, comprised of a four bit chip address a7:a4 = 0110b, a read/write bit (write = 0 and read = 1), and a four bit register address, a3:a0. the ordering of the control word is a7:a5, r/w , a4:a0. refer to section 5. "register summary" on page 22 for a list of all registers and their addresses. for write operations, the seri al control word is followed by a 16-bit data word and is latched internally on rising sclk edges. for read operations, a bus turn-around of half a cycle is followed by a 16-bit data word shifted out on rising sclk edges and is clocked into the system controller on falling sclk edges. the tr ansfer ends on the rising sclk edge after sen is set high. note that 26 sclk cycles are required for a transfer, however, sclk may run continuously. for details on timing specific ations and diagrams, refer to table 6, ?3-wire control in terface characteristics,? on page 8, figure 3, ?3-wire control interface write timing parameters,? on page 8, and figure 4, ?3-wire control interface read timing pa rameters,? on page 9. 4.8.2. 2-wire control interface for two-wire operation, the sclk and sdio pins function in open-drain mode (pull-down only) and must be pulled up by an external device. a transfer begins with the start condition (f alling edge of sdio while sclk is high). the control wo rd is latched internally on rising sclk edges and is eight bits in length, comprised of a seven bit device address equal to 0010000b and a read/write bit (write = 0 and read = 1). the device acknowledges th e address by driving sdio low after the next falling sclk edge, for 1 cycle. for write operations, the device acknowledge is followed by an eight bit data word latched internally on rising edges of sclk. the device acknowledges each byte of data written by driving sdio lo w after the next falling sclk edge, for 1 cycle. an internal address counter automatically increments to allow continuous data byte writes, starting with the upper byte of register 02h, followed by the lower byte of register 02h, and onward until the lower byte of the last register is reached. the
si4702/03-c19 rev. 1.0 19 internal address counter then automatically wraps around to the upper byte of register 00h and proceeds from there until continuous writes end. data transfer ends with the stop condition (rising edge of sdio while sclk is high). after every stop condition, the internal address counter is reset. for read operations, the device acknowledge is followed by an eight bit data word shifted out on falling sclk edges. an internal address counter automatically increments to allow continuous data byte reads, starting with the upper byte of register 0ah, followed by the lower byte of register 0ah, and onward until the lower byte of the last register is reached. the internal address counter then automatically wraps around to the upper byte of register 00h and proceeds from there until continuous reads cease. after each byte of data is read, the controller ic must drive an acknowledge (sdio = 0) if an additional byte of data will be requested. data transfer ends with the stop condition. after every stop condition, the internal address counter is reset. for details on timing specifications and diagrams, refer to table 7, ?2-wire control interface characteristics 1,2,3 ,? on page 10, figure 5, ?2-wire control interface read and write timing parameters,? on page 11 and figure 6, ?2-wire control interface read and write timing diagram,? on page 11. 4.9. reset, powerup, and powerdown driving the rst pin low will disable the si4702/03-c19 and its control bus interface, and reset the registers to their default settings . driving the rst pin high will bring the device out of reset. as the device is brought out of reset, it will sample the stat e of several pins to select between 2-wire and 3-wire control interface operation, using one of two busmode selection methods. busmode selection method 1 requires the use of the gpio3, sen , and sdio pins. to use this busmode selection method, the gpio 3 and sdio pins must be sampled low by the device on the rising edge of rst . the user may either drive the gpio3 pin low externally, or leave the pin floating. if the pin is not driven by the user, it will be pulled low by an internal 1 m resistor which is active only while rst is low. the user must drive the sen and sdio pins externally to the proper state. to select 2-wire operation, the sen pin must be sampled high by the device on the rising edge of rst . to select 3-wire operation, the sen pin must be sampled low by the device on the rising edge of rst . refer to table 4, ?reset timing characteristics (busmode select method 1) 1,2,3 ,? on page 6 and figure 1, ?reset timing parameters for busmode select method 1 (gpio3 = 0),? on page 6. busmode selection method 2 requires only the use of the gpio3 and gpio1 pins. this is the recommended busmode selection method when not using the internal crystal oscillator. to use this busmode selection method, the gpio3 pin must be sampled high on the rising edge of rst . the user must drive the gpio3 pin high externally, or pull it up with a resistor of 100 k or less. the user must also drive the gpio1 pin externally to the proper state. to select 2-wire operation, the gpio1 pin must be sampled high by the device on the rising edge of rst . to select 3-wire operation, the gpio1 pin must be sampled low by the device on the rising edge of rst . refer to table 5, ?reset timing characteristics (busmode select method 2) 1,2,3 ,? on page 7 and figure 2, ?reset timing parameters for busmode select method 2 (gpio3 = 1),? on page 7. table 9 summarizes the two bus selection methods.
si4702/03-c19 20 rev. 1.0 when proper voltages are applied to the si4702/03-c19, the enable and disable bits in register 02h can be used to select between powerup and powerdown modes. when voltage is first applied to the device, enable = 0 and disable = 0. setting enable = 1 and disable = 0 puts the device in powerup mode. to power down the device, disable rds to prevent any unpredictable behavior (si4703 only), then write enable and disable bits to 1. after being written to 1, both bits will be cleared as part of the internal device powerdown sequence. to put the device back into powerup mode, set enable = 1 and disable = 0 as described above. the enable bit should never be written to a 0. 4.10. audio output summation the audio outputs lout and rout may be capacitively summed with another device. setting the audio high-z enable (ahizen) bit maintains a dc bias of 0.5 x v io on the lout and rout pins to prevent the esd diodes from clamping to the v io or gnd rail in response to the output swing of the other device. the bias point is set with a 370 k resistor to v io and gnd. register 07h containing the ahizen bit must not be written during the powerup sequence and only takes effect when in powerdown and v io is supplied. in powerup the lout and rout pins are set to the common mode voltage specified in table 8, ?fm receiver characteristics 1,2 ,? on page 12, regardless of the state of ahizen. bits 13 :0 of register 07h must be preserved as 0x0100 while in powerdown and as 0x3c04 while in powerup. 4.11. initialization sequence refer to figure 9, ?initialization sequence,? on page 21. to initialize the device: 1. supply v a and v d . 2. supply v io while keeping the rst pin low. note that steps 1 and 2 may be reversed. power supplies may be sequenced in any order. 3. select 2-wire or 3-wire control interface bus mode operation as described in section 4.9. "reset, powerup, and powerdown" on page 19. 4. provide rclk. steps 3 and 4 may be reversed when using an external oscillator. wait 500 ms for oscillator startup when using internal oscillator. 5. set the enable bit high and the disable bit low to powerup the device. software should wait for the powerup time (as specified by table 8, ?fm receiver characteristics 1,2 ,? on page 12) before continuing with normal part operation. to power down the device: 1. (optional) set the ahizen bit high to maintain a dc bias of 0.5 x v io volts at the lout and rout pins while in powerdown, but preserve the states of the other bits in register 07h. note that in powerup the lout and rout pins are set to the common mode voltage specified in table 8 on page 12, regardless of the state of ahizen. 2. set the enable bit high and the disable bit high to place the device in powerdown mode. note that all register states are maintained so long as v io is supplied and the rst pin is high. 3. (optional) remove rclk. 4. remove v a and v d supplies as needed. to power up the device (after power down): 1. note that v io is still supplied in this scenario. if v io is not supplied, refer to device initialization procedure above. 2. (optional) set the ahizen bit low to disable the dc bias of 0.5 x v io volts at the lout and rout pins, but preserve the states of the other bits in register 07h. note that in powerup the lout and rout pins are set to the common mode voltage specified in table 8 on page 12, regardless of the state of ahizen. 3. supply v a and v d . 4. provide rclk. wait 500 ms for oscillator startup when using internal oscillator. table 9. selecting 2-wire or 3-wire control interface busmode operation 1,2,3 busmode select method sen sdio gpio1 gpio3 2 bus mode 1 0 0 x 0 4 3-wire 1 1 0 x 0 4 2-wire 1 xtal oscillator 0 0 x 0 5 3-wire 1 xtal oscillator 1 0 x 0 5 2-wire 2 x x 0 1 6 3-wire 2 x x 1 1 6 2-wire 2 xtal oscillator na na na na na 2 xtal oscillator na na na na na notes: 1. all parameters applied on rising edge of rst . 2. when selecting 2-wire mode, the user must ensure that sclk is high during the rising edge of rst , and stays high until the 1st start condition. 3. gpio3 is internally pulled down with a 1 m resistor. 4. gpio3 should be externally driven low, set to high-z (10 m or greater pull-up) or float. 5. gpio3 should be left floating. 6. gpio3 should be externally driven high (100 k or smaller pull-up).
si4702/03-c19 rev. 1.0 21 5. set the enable bit high and the disable bit low to powerup the device. figure 9. initialization sequence 4.12. programming guide refer to "an230: si4700/01 programming guide" for control interface programming information. va,vd supply rclk pin enable bit 1234 5 rst pin vio supply
si4702/03-c19 22 rev. 1.0 5. register summary reg 1 name d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 00h deviceid pn[3:0] mfgid[11:0] 01h chipid rev[5:0] dev[3:0] firmware[5:0] 02h powercfg dsmute dmute mono 0 rdsm 2 skmode seekup seek 0 disable 0 0 0 0 0 enable 03h channel tune 0 0 0 0 0 chan[9:0] 04h sysconfig1 rdsien 2 stcien 0 rds 2 de agcd 0 0 blndadj[1:0] gpio3[1:0] gpio2[1:0] gpio1[1:0] 05h sysconfig2 seekth[7:0] band[1:0] space[1:0] volume[3:0] 06h sysconfig3 smuter[1:0] smutea[1:0] 0 volext sksnr[3:0] skcnt[3:0] 07h test1 xoscen ahizen 08h test2 09h bootconfig 0ah statusrssi rdsr 2 stc sf/bl afcrl rdss 2,3 blera[1:0] 2,3 st rssi[7:0] 0bh readchan blerb[1:0] 2,3 blerc[1:0] 2,3 blerd[1:0] 2,3 readchan[9:0] 0ch rdsa rdsa[15:0] 2 0dh rdsb rdsb[15:0] 2 0eh rdsc rdsc[15:0] 2 0fh rdsd rdsd[15:0] 2 notes: 1. any register not listed is reserved and should not be written. wr iting to reserved registers may result in unpredictable behavi or. 2. si4703 only. 3. available in rds verbose mode only.
si4702/03-c19 rev. 1.0 23 6. register descriptions reset value = 0x1242 si4702c19 reset value = 0x1053 if enable = 1 si4702c19 reset value = 0x1000 if enable = 0 si4703c19 reset value = 0x1253 if enable = 1 si4703c19 reset value = 0x1200 if enable = 0 register 00h. device id bitd15d14d13d12d11d10d9d8d7d6d5d4d3d2d1d0 name pn[3:0] mfgid[11:0] type rr bit name function 15:12 pn[3:0] part number. 0x01 = si4702/03 11:0 mfgid[11:0] manufacturer id. 0x242 register 01h. chip id bitd15d14d13d12d11d10d9d8d7d6d5d4d3d2d1d0 name rev[5:0] dev[3:0] firmware[5:0] type rrr bit name function 15:10 rev[5:0] chip version. 0x04 = rev c 9:6 dev[3:0] device. 0 before powerup = si4702. 0001 after powerup = si4702. 1000 before powerup = si4703. 1001 after powerup = si4703. 5:0 firmware[5:0] firmware version. 0 before powerup. firmware version after powerup = 010011.
si4702/03-c19 24 rev. 1.0 reset value = 0x0000 register 02h. power configuration bit d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 name dsmute dmute mono 0 rdsm skmode seekup seek 0 disable 00000enable type r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w bit name function 15 dsmute softmute disable. 0 = softmute enable (default). 1 = softmute disable. 14 dmute mute disable. 0 = mute enable (default). 1 = mute disable. 13 mono mono select. 0 = stereo (default). 1 = force mono. 12 reserved reserved. always write to 0. 11 rdsm rds mode. 0 = standard (default). 1 = verbose. refer to ?4.4. rds/rbds processor and functionality?. 10 skmode seek mode. 0 = wrap at the upper or lower band limit and continue seeking (default). 1 = stop seeking at the upper or lower band limit. 9 seekup seek direction. 0 = seek down (default). 1 = seek up. 8 seek seek. 0 = disable (default). 1 = enable. notes: 1. seek begins at the current channel, and goes in the direction specified with the seekup bit. seek operation stops when a channel is qualified as valid according to the seek parameters, the entire band has been searched (skmode = 0), or the upper or lower band limit has been reached (skmode = 1). 2. the stc bit is set high when the seek opera tion completes and/or the sf/bl bit is set high if the seek operation was unable to find a channel qualified as valid according to the seek parameters. the stc and sf/bl bits must be set low by setting the seek bit low before the next seek or tune may begin. 3. seek performance for 50 khz channel spacing varies according to rclk tolerance. silicon laboratories recommends 50 ppm rclk crystal tolerance for 50 khz seek performance. 4. a seek operation may be ab orted by setting seek = 0.
si4702/03-c19 rev. 1.0 25 reset value = 0x0000 7 reserved reserved. always write to 0. 6 disable powerup disable. refer to ?4.9. reset, powerup, and powerdown?. default = 0. 5:1 reserved reserved. always write to 0. 0 enable powerup enable. refer to ?4.9. reset, powerup, and powerdown?. default = 0. register 03h. channel bit d15d14d13d12d11d10d9d8d7d6d5d4d3d2d1d0 name tune 0 0 0 0 0 channel[9:0] type r/w r/w r/w r/w r/w r/w r/w bit name function 15 tune tune. 0 = disable (default). 1=enable. the tune operation begins when the tune bit is set high. the stc bit is set high when the tune operation completes. the stc bit must be set low by setting the tune bit low before the next tune or seek may begin. 14:10 reserved reserved. always write to 0. 9:0 chan[9:0] channel select. channel value for tune operation. if band 05h[7:6] = 00, then freq (mhz) = spacing (mhz) x channel + 87.5 mhz. if band 05h[7:6] = 01, band 05h[7:6] = 10, then freq (mhz) = spacing (mhz) x channel + 76 mhz. chan[9:0] is not updated during a seek operation. readchan[9:0] provides the current tuned channel and is updated during a seek operation and after a seek or tune operation completes. channel spacing is set wit h the bits space 05h[5:4]. bit name function
si4702/03-c19 26 rev. 1.0 reset value = 0x0000 register 04h. system configuration 1 bit d15 d14 d13d12d11d10d9 d8 d7 d6d5d4d3d2d1d0 name rdsien stcien 0 rds de agcd 0 0 blndadj[1:0] gpio3[1:0] gpio2[1:0] gpio1[1:0] type r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w r/w bit name function 15 rdsien rds interrupt enable. 0 = disable interrupt (default). 1 = enable interrupt. setting rdsien = 1 and gpio2[1:0] = 01 w ill generate a 5 ms low pulse on gpio2 when the rdsr 0ah[15] bit is set. 14 stcien seek/tune complete interrupt enable. 0 = disable interrupt (default). 1 = enable interrupt. setting stcien = 1 and gpio 2[1:0] = 01 will generate a 5 ms low pulse on gpio2 when the stc 0ah[14] bit is set. 13 reserved reserved. always write to 0. 12 rds rds enable. 0 = disable (default). 1 = enable. 11 de de-emphasis. 0 = 75 s. used in usa (default). 1 = 50 s. used in eu rope, australia, japan. 10 agcd agc disable. 0 = agc enable (default). 1 = agc disable. 9:8 reserved reserved. always write to 0. 6:7 blndadj[1:0] stereo/mono blend level adjustment. sets the rssi range for stereo/mono blend. 00 = 31?49 rssi dbv (default). 01 = 37?55 rssi dbv (+6 db). 10 = 19?37 rssi dbv (?12 db). 11 = 25?43 rssi dbv (?6 db). st bit set for rssi values greater than low end of range. 5:4 gpio3[1:0] general purpose i/o 3. 00 = high impedance (default). 01 = mono/stereo indi cator (st). the gpio3 will output a logi c high when the device is in stereo, otherwise the device will output a logic low for mono. 10 = low. 11 = high.
si4702/03-c19 rev. 1.0 27 3:2 gpio2[1:0] general purpose i/o 2. 00 = high impedance (default). 01 = stc/rds interrupt. a logic high will be ou tput unless an inte rrupt occurs as described below. 10 = low. 11 = high. setting stcien = 1 will generate a 5 ms low pu lse on gpio2 when the stc 0ah[14] bit is set. setting rdsien = 1 will generate a 5 ms low pulse on gpio2 when the rdsr 0ah[15] bit is set. 1:0 gpio1[1:0] general purpose i/o 1. 00 = high impedance (default). 01 = reserved. 10 = low. 11 = high. bit name function
si4702/03-c19 28 rev. 1.0 reset value = 0x0000 register 05h. system configuration 2 bitd15d14d13d12d11d10d9d8d7d6d5d4d3d2d1d0 name seekth[7:0] band[1:0] space[1:0] volume[3:0] type r/w r/w r/w r/w bit name function 15:8 seekth[7:0] rssi seek threshold. 0x00 = min rssi (default). 0x7f = max rssi. seekth presents th e logarithmic rssi threshold for the se ek operation. the si4702/03-c19 will not va lidate channels with rssi below the seekth value. seekth is one of multiple pa rameters that can be used to validate channels. for more informat ion, see "an284: si4700/ 01 firmware 15 seek adjustability and set- tings." 7:6 band[1:0] band select. 00 = 87.5?108 mhz (usa, europe) (default). 01 = 76?108 mhz (japan wide band). 10 = 76?90 mhz (japan). 11 = reserved. 5:4 space[1:0] channel spacing. 00 = 200 khz (usa, australia) (default). 01 = 100 khz (europe, japan). 10 = 50 khz. 3:0 volume[3:0] volume. relative value of volume is shifted ?30 dbfs with the volext 06h[8] bit. volext = 0 (default). 0000 = mute (default). 0001 = ?28 dbfs. : : 1110 = ?2 dbfs. 1111 = 0 dbfs. volext = 1. 0000 = mute. 0001 = ?58 dbfs. : : 1110 = ?32 dbfs. 1111 = ?30 dbfs. fs = full scale. volume scale is logarithmic.
si4702/03-c19 rev. 1.0 29 reset value = 0x0000 register 06h. system configuration 3 bit d15 d14 d13 d12 d11 d10 d9 d8 d7d6d5d4d3d2d1d0 name smuter[1:0] smutea[1:0] 0 0 0 vo lext sksnr[3:0] skcnt[3:0] type r/w r/w r/w r/w r/w r/w r/w r/w bit name function 15:14 smuter[1:0] softmute attack/recover rate. 00 = fastest (default). 01 = fast. 10 = slow. 11 = slowest. 13:12 smutea[1:0] softmute attenuation. 00 = 16 db (default). 01 = 14 db. 10 = 12 db. 11 = 10 db. 11:9 reserved reserved. always write to zero. 8 volext extended volume range. 0 = disabled (default). 1 = enabled. this bit attenuates the output by 30 db. with the bit set to 0, the 15 volume settings adjust the volume between 0 and ?28 dbfs. with the bit set to 1, the 15 volume set- tings adjust the volume between ?30 and ?58 dbfs. refer to 4.5. "stereo audio processing" on page 16. 7:4 sksnr[3:0] seek snr threshold. 0000 = disabled (default). 0001 = min (most stops). 1111 = max (fewest stops). required channel snr for a valid seek channel. 3:0 skcnt[3:0] seek fm impulse detection threshold. 0000 = disabled (default). 0001 = max (most stops). 1111 = min (fewest stops). allowable number of fm impulses for a valid seek channel.
si4702/03-c19 30 rev. 1.0 reset value = 0x0100 register 07h. test 1 bit d15 d14 d13d12d11d10d9 d8d7d6d5d4d3d2d1d0 name xoscen ahizen reserved type r/w r/w r/w bit name function 15 xoscen crystal oscillator enable. 0 = disable (default). 1 = enable. the internal crystal oscillator requires an external 32.768 khz crystal as shown in 2. "typical application schematic" on pa ge 14. the oscillator mu st be enabl ed before powerup (enable = 1) as shown in figure 9, ?initialization sequence,? on page 21. it should only be disabled after powerdown (enable = 0). bits 13:0 of register 07h must be preserved as 0x0100 while in powerdown and as 0x3c04 while in powerup. refer to si4702/03 internal crystal oscillator errata. 14 ahizen audio high-z enable. 0 = disable (default). 1 = enable. setting ahizen maintains a dc bias of 0.5 x v io on the lout and rout pins to pre- vent the esd diodes from clamping to the v io or gnd rail in response to the output swing of another device. regi ster 07h containing the ahizen bit must not be written during the powerup sequence and high-z onl y takes effect when in powerdown and v io is supplied. bits 13:0 of register 07 h must be preserved as 0x0100 while in pow- erdown and as 0x3c04 while in powerup. 13:0 reserved reserved. if written, these bits should be read first and then written with their pre-existing val- ues. do not write during powerup.
si4702/03-c19 rev. 1.0 31 reset value = 0x0000 reset value = 0x0000 register 08h. test 2 bit d15d14d13d12d11d10d9 d8d7d6d5d4d3d2d1d0 name reserved type r/w bit name function 15:0 reserved reserved. if written, these bits should be read first and then written with their pre-existing val- ues. do not write during powerup. register 09h. boot configuration bit d15d14d13d12d11d10d9 d8d7d6d5d4d3d2d1d0 name reserved type r/w bit name function 15:0 reserved reserved. if written, these bits should be read first and then written with their pre-existing val- ues. do not write during powerup.
si4702/03-c19 32 rev. 1.0 reset value = 0x0000 register 0ah. status rssi bit d15d14d13 d12 d11d10d9 d8 d7d6d5d4d3d2d1d0 name rdsr stc sf/bl afcrl rdss blera[1:0] st rssi[7:0] type rrr r r r r r bit name function 15 rdsr rds ready. 0 = no rds group ready (default). 1 = new rds group ready. refer to ?4.4. rds/rbds pr ocessor and functionality?. 14 stc seek/tune complete. 0 = not complete (default). 1 = complete. the seek/tune complete flag is set when t he seek or tune operation completes. setting the seek 02h[8] or tune 03h[15] bit low will clear stc. 13 sf/bl seek fail/band limit. 0 = seek successful. 1 = seek failure/band limit reached. the sf/bl flag is set high when skmode 02h[10] = 0 and the seek operation fails to find a channel qualified as valid according to the seek parameters. the sf/bl flag is set high when skmode 02h[10] = 1 and the upper or lower band limit has been reached. the seek 02h[8] bit must be set low to clear sf/bl. 12 afcrl afc rail. 0 = afc not railed. 1 = afc railed, indicating an invalid channel. audio output is softmuted when set. afcrl is updated after a tune or seek operation completes and indicates a valid or invalid channel. during normal operation, afcrl is updated to reflect changing rf envi- ronments. 11 rdss rds synchronized. 0 = rds decoder not synchronized (default). 1 = rds decoder synchronized. available only in rds verbose mode (rdsm 02h[11] = 1). refer to ?4.4. rds/rbds pr ocessor and functionality?. 10:9 blera[1:0] rds block a errors. 00 = 0 errors requiring correction. 01 = 1?2 errors requiring correction. 10 = 3?5 errors requiring correction. 11 = 6+ errors or error in checkword, correction not possible. available only in rds verbose mode (rdsm 02h[11] = 1). refer to ?4.4. rds/rbds pr ocessor and functionality?.
si4702/03-c19 rev. 1.0 33 8st stereo indicator. 0 = mono. 1 = stereo. stereo indication is also available on gpio3 by setting gpio3 04h[5:4] = 01. 7:0 rssi[7:0] rssi (received signal strength indicator). rssi is measured units of dbv in 1 db increments with a maximum of approximately 75 dbv. si4702/03-c19 does not report rssi levels greater than 75 dbuv. bit name function
si4702/03-c19 34 rev. 1.0 reset value = 0x0000 register 0bh. read channel bitd15d14d13d12d11d10d9d8d7d6d5d4d3d2d1d0 name blerb[1:0] blerc[1:0] blerd[1:0] readchan[9:0] type rrr r bit name function 15:14 blerb[1:0] rds block b errors. 00 = 0 errors requiring correction. 01 = 1?2 errors requiring correction. 10 = 3?5 errors requiring correction. 11 = 6+ errors or error in checkword, correction not possible. available only in rds verbose mode (rdsm = 1). refer to ?4.4. rds/rbds processor and functionality?. 13:12 blerc[1:0] rds block c errors. 00 = 0 errors requiring correction. 01 = 1?2 errors requiring correction. 10 = 3?5 errors requiring correction. 11 = 6+ errors or error in checkword, correction not possible. available only in rds verbose mode (rdsm = 1). refer to ?4.4. rds/rbds processor and functionality?. 11:10 blerd[1:0] rds block d errors. 00 = 0 errors requiring correction. 01 = 1?2 errors requiring correction. 10 = 3?5 errors requiring correction. 11 = 6+ errors or error in checkword, correction not possible. available only in rds verbose mode (rdsm = 1). refer to ?4.4. rds/rbds processor and functionality?. 9:0 readchan[9:0] read channel. if band 05h[7:6] = 00, then freq (mhz) = spacing (mhz) x channel + 87.5 mhz. if band 05h[7:6] = 01, band 05h[7:6] = 10, then freq (mhz) = spacing (mhz) x channel + 76 mhz. readchan[9:0] provides the current tuned channel and is updated during a seek operation and after a seek or tune operation completes. spacing and channel are set with the bits space 05h[5: 4] and chan 03h[9:0].
si4702/03-c19 rev. 1.0 35 reset value = 0x0000 reset value = 0x0000 register 0ch. rdsa bit d15d14d13d12d11d10d9 d8d7d6d5d4d3d2d1d0 name rdsa[15:0] type r bit name function 15:0 rdsa rds block a data. register 0dh. rdsb bit d15d14d13d12d11d10d9 d8d7d6d5d4d3d2d1d0 name rdsb[15:0] type r bit name function 15:0 rdsb rds block b data.
si4702/03-c19 36 rev. 1.0 reset value = 0x0000 reset value = 0x0000 register 0eh. rdsc bit d15d14d13d12d11d10d9 d8d7d6d5d4d3d2d1d0 name rdsc[15:0] type r bit name function 15:0 rdsc rds block c data. register 0fh. rdsd bit d15d14d13d12d11d10d9 d8d7d6d5d4d3d2d1d0 name rdsd[15:0] type r bit name function 15:0 rdsd rds block d data.
si4702/03-c19 rev. 1.0 37 7. pin descriptions: si4702/03-c19 pin number(s) name description 1, 20 nc no connect. leave floating. 2 fmip fm rf inputs. 3 rfgnd rf ground. connect to ground plane on pcb. 4, 12, 15, pad gnd ground. connect to ground plane on pcb. 5 rst device reset input (active low). 6 sen serial enable input (active low). 7 sclk serial clock input. 8 sdio serial data input/output. 9 rclk external reference oscillator input. 10 v io i/o supply voltage. 11 v d digital supply voltage. may be connected directly to battery. 13 rout right audio output. 14 lout left audio output. 16 v a analog supply voltage. may be connected directly to battery. 17, 18, 19 gpio3, gpio2, gpio1 general purpose input/output. top view gnd pad 1 gpio1 rclk gnd lout rout rst nc gnd sdio sclk gnd fmip rfgnd gpio2 v d nc gpio3 v io sen v a 2 5 4 3 6 15 12 13 14 7 10 9 8 11 17 18 19 20 16
si4702/03-c19 38 rev. 1.0 8. ordering guide part number* description package type operating temperature SI4702-C19-GM portable broadcast radio tuner fm stereo qfn pb-free ?20 to 85 c si4703-c19-gm portable broadcast radio tuner fm stereo with rds qfn pb-free ?20 to 85 c *note: add an ?(r)? at the end of the device part number to denote tape and reel option; 2500 quantity per reel.
si4702/03-c19 rev. 1.0 39 9. package markings (top marks) 9.1. si4702 top mark figure 10. si4702 top mark 9.2. si4703 top mark figure 11. si4703 top mark 9.3. top mark explanation mark method: yag laser line 1 marking: part number 02 = si4702 03 = si4703 firmware revision 19 = firmware revision 19 line 2 marking: r = die revision c = revision c die ttt = internal code internal tracking code. line 3 marking: circle = 0.5 mm diameter (bottom-left justified) pin 1 identifier y = year ww = workweek assigned by the assembly house. corresponds to the last sig- nificant digit of the year and workweek of the mold date.
si4702/03-c19 40 rev. 1.0 10. package outline: si4702/03-c19 figure 12 illustrates the package details for the si4702/ 03-c19. table 10 lists the valu es for the dimensions shown in the illustration. figure 12. 20-pin quad flat no-lead (qfn) table 10. package dimensions symbol millimeters symbol millimeters min nom max min nom max a 0.50 0.55 0.60 f 2.53 bsc a1 0.00 0.02 0.05 l 0.35 0.40 0.45 b 0.180.250.30 l1 0.00 ? 0.10 c 0.27 0.32 0.37 aaa ? ? 0.10 d 3.00 bsc bbb ? ? 0.10 d2 1.65 1.70 1.75 ccc ? ? 0.08 e 0.50 bsc ddd ? ? 0.10 e 3.00 bsc eee ? ? 0.10 e2 1.65 1.70 1.75 notes: 1. all dimensions are shown in millimeters unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994.
si4702/03-c19 rev. 1.0 41 11. pcb land pattern: si4702/03-c19 figure 13 illustrates the pcb land pattern details for the si4702/03-c 19. table 11 lists the values for the dimensions shown in the illustration. figure 13. pcb land pattern
si4702/03-c19 42 rev. 1.0 table 11. pcb land pattern dimensions symbol millimeters symbol millimeters min max min max d 2.71 ref ge 2.10 ? d2 1.60 1.80 w ? 0.34 e 0.50 bsc x ? 0.28 e 2.71 ref y 0.61 ref e2 1.60 1.80 ze ? 3.31 f 2.53 bsc zd ? 3.31 gd 2.10 ? notes: general 1. all dimensions shown are in millime ters (mm) unless otherwise noted. 2. dimensioning and tolerancing is per the ansi y14.5m-1994 specification. 3. this land pattern design is based on ipc-sm-782 guidelines. 4. all dimensions shown are at maximum material condition (mmc). least material condition (lmc) is calculated based on a fabrication allowance of 0.05 mm. notes: solder mask design 1. all metal pads are to be non-solder mask defined (nsmd). clearance between the solder mask and the metal pad is to be 60 m minimum, all the way around the pad. notes: stencil design 1. a stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 2. the stencil thickness should be 0.125 mm (5 mils). 3. the ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads. 4. a 1.45 x 1.45 mm square aperture should be used for the center pad. this provides approximately 70% solder paste coverage on the pad, which is optimum to assure correct component stand-off. notes: card assembly 1. a no-clean, type-3 solder paste is recommended. 2. the recommended card reflow profile is per the jedec/ipc j-std-020c specification for small body components.
si4702/03-c19 rev. 1.0 43 a dditional r eference r esources ? an230: si4700/01/02/03 programming guide ? an231: si4700/01/02/03 head phone and antenna interface ? si4700/01/02/03 evb user?s guide ? an234: si4700/01/02/03 evb test procedure ? an235: si4700/01/02/03 evb quick start guide ? an243: using rds/rbd s with the si4701/03 ? an284: si4700 /01/02/03 seek adju stability and settings ? an299: external 32.768 khz crystal oscillator ? an383: antenna selection and universal layout guidelines ? si4702/03 internal cr ystal oscillator errata ? si4700/01/02/03 customer support site: http://www.mysilabs.com this site contains all application notes, evaluation b oard schematics and layouts, and evaluation software. nda is required for access. to request access, register at http://www.mysilabs.com and send user?s first and last name, company, nda reference numb er, and mysilabs user name to fminfo@sila bs.com. silicon labs recommends an all lowe r case user name.
si4702/03-c19 44 rev. 1.0 d ocument c hange l ist revision 0.8 to revision 0.9 ? updated figure 1, ?reset timing parameters for busmode select method 1 (gpio3 = 0),? on page 6. ? updated table 3, ?dc characteristics 1 ,? on page 5. ? updated table 7, ?2-wire control interface characteristics 1,2,3 ,? on page 10. ? updated table 8, ?fm rece iver characteristics 1,2 ,? on page 12. ? updated 4.4. "rds/rbds processor and functionality" on page 16. ? updated register 1, ?chip id,? on page 23. ? updated register 5, ?system configuration 2,? on page 28. revision 0.9 to revision 1.0 ? updated notes in table 7 on page 10. ? updated table 8 on page 12. ? updated ?4. functional description?. ? updated ?5. register summary?. ? updated ?6. register descriptions?. ? updated ?7. pin descriptions: si4702/03-c19?.
si4702/03-c19 rev. 1.0 45 n otes :
si4702/03-c19 46 rev. 1.0 c ontact i nformation silicon laboratories inc. 400 west cesar chavez austin, texas 78701 tel:1+ (512) 416-8500 fax:1+ (512) 416-9669 toll free:1+ (877) 444-3032 email: fminfo@silabs.com internet: www.silabs.com silicon laboratories and silicon labs are trademarks of silicon laboratories inc. other products or brand names mentioned herein are tradema rks or registered trademarks of their respective holder the information in this document is believed to be accurate in al l respects at the time of publ ication but is subject to change without notice. silicon laboratories assumes no responsibility for errors and om issions, and disclaims responsib ility for any consequences resu lting from the use of information included herein. additionally, silicon labo ratories assumes no responsib ility for the functioning of und escribed fea- tures or parameters. silicon laboratories reserves the right to make changes without further not ice. silicon laboratories makes no war- ranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does silicon labor atories assume any liability arising out of t he application or use of any produc t or circuit, and specifically disclaims any and all liability , including without limitation consequential or incidental da mages. silicon laboratories products are not designed, intended, or authorized for use in applica- tions intended to support or sustain life, or for any other appl ication in which the failure of the silicon laboratories produc t could create a situation where personal injury or death may occur. should bu yer purchase or use silicon laboratories products for any such uni ntended or unauthorized application, buye r shall indemnify and hold sili con laboratories harmless against all claims and damages.

▲Up To Search▲

Price & Availability of SI4702-C19-GM

	To Download SI4702-C19-GM Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .